vhdl

In the previous part we created an FPGA design that runs NEORV32 and is capable of booting Zephyr. Let’s improve it by adding an SPI block and external memory.